SikongJueluo
/
ISP
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
ISP/RAM/RGB_to_RAM.v

5 lines
47 B
Verilog
Raw Blame History

module RGB_to_RAM (
ports
);
endmodule
Reference in New Issue View Git Blame Copy Permalink