SikongJueluo
/
ISP
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
40 Commits 1 Branch 0 Tags 10 MiB
SystemVerilog 62.7%
C++ 23.2%
Makefile 6.2%
Verilog 4.2%
Nix 2.2%
Other 1.5%
Go to file
SikongJueluo d9ab23defe
reconstruct saturation and make it sync to clk 		2024-07-06 21:53:06 +08:00
Color reconstruct saturation and make it sync to clk 2024-07-06 21:53:06 +08:00
Crop reconstruct saturation and make it sync to clk 2024-07-06 21:53:06 +08:00
Demosaic reconstruct saturation and make it sync to clk 2024-07-06 21:53:06 +08:00
RAM finish Grey World White Balance 2024-07-03 21:50:29 +08:00
Scaler update scaler and RAM 2024-05-11 21:53:35 +08:00
sim reconstruct saturation and make it sync to clk 2024-07-06 21:53:06 +08:00
.gitignore update software sim 2024-05-18 18:56:32 +08:00
isp.sv reconstruct saturation and make it sync to clk 2024-07-06 21:53:06 +08:00
xmake.lua reconstruct some modules 2024-06-27 21:52:46 +08:00