SikongJueluo
/
ISP
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
ISP/isp.v

9 lines
80 B
Verilog
Raw Blame History

`timescale 1ns/1ps
module isp #(
parameters
) (
ports
);
endmodule
Reference in New Issue View Git Blame Copy Permalink