mirror of
https://github.com/SikongJueluo/Mini-Nav.git
synced 2026-07-12 20:15:31 +08:00
8bcad1f23f7869cc2215d6eff042659248f0952c
- Extract cam_bank as a parameterized submodule with independent read/write ports - Replace flat 2D memory array with generate loop of bank instances - Derive bank selection from address bit slicing instead of modulo arithmetic - Align rd_base_row_i check with new bank addressing scheme - Add test verifying bank address isolation across multiple banks
Description
Languages
Python
88.8%
SystemVerilog
8.9%
Makefile
2.2%
Nix
0.1%