SikongJueluo 4918b654e7 refactor(compressors): migrate to centralized model loaders ...

- Refactor model_loader.py: improve return type annotations from tuple[Any, Any] to tuple[AutoImageProcessor, AutoModel]
- Refactor proposal/core.py: add input validation for mask array dimensionality, handle 2D masks and batch dimensions gracefully
- Refactor proposal_segament.ipynb: replace inline model loading with centralized load_owlv2_model() and load_sam_model() functions, use batched detect_objects_batch() and generate_proposals_batch() APIs

2026-04-03 15:00:14 +08:00

mini-nav

refactor(compressors): migrate to centralized model loaders

2026-04-03 15:00:14 +08:00

notebooks

refactor(compressors): migrate to centralized model loaders

2026-04-03 15:00:14 +08:00

.envrc

chore(dev): update environment and tooling configuration

2026-03-24 14:19:40 +08:00

.gitignore

chore(project): update configuration files and dependencies

2026-03-24 19:49:06 +08:00

.justfile

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

.python-version

chore: use micromamba and uv to manage python environment

2026-03-18 20:14:30 +08:00

.stignore

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

AGENTS.md

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

devenv.lock

chore: use micromamba and uv to manage python environment

2026-03-18 20:14:30 +08:00

devenv.nix

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

devenv.yaml

feat(feature-compressor): add DINOv2 feature extraction and compression pipeline

2026-01-31 10:34:22 +08:00

environment.yml

chore(project): update configuration files and dependencies

2026-03-24 19:49:06 +08:00

LICENSE

Initial commit

2026-01-19 15:24:36 +08:00

pyproject.toml

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

uv.lock

chore: update dev environment and sync workflow

2026-04-02 15:02:51 +08:00

Description

No description provided

MIT 3 MiB

Languages

Python 88.8%

SystemVerilog 8.9%

Makefile 2.2%

Nix 0.1%