SikongJueluo 0dd01fb1b7 feat(hw/rtl): add xorshift PRNG modules and refactor cam_noisy FSM
- Add random32, random64 and random128 xorshift PRNG modules
- Refactor cam_noisy FSM: split state register, next-state logic, and datapath into distinct blocks
- Rename state_q/state_d to curr_state/next_state for clarity
- Add MASK_GROUPS localparam and fix type casting in noise generation
- Update .gitignore to exclude docs/superpowers
2026-05-05 19:30:50 +08:00
2026-01-19 15:24:36 +08:00
Description
No description provided
MIT 3 MiB
Languages
Python 88.8%
SystemVerilog 8.9%
Makefile 2.2%
Nix 0.1%