[verilog]
include_paths = ["rtl/"]
defines = []
plugins = []

[option]
linter = true