Logo
Explore Help
Sign In
SikongJueluo/FPGA_WebLab
Archived
1
0
Fork 0
You've already forked FPGA_WebLab
Code Issues Pull Requests Packages Projects Releases Wiki Activity
330 Commits 4 Branches 0 Tags
9adc5295f870721a6011d6574ecbd9118ea1b07d
Commit Graph

4 Commits

Author SHA1 Message Date
alivender
6b701658d1 add: 为逻辑分析仪添加了深度、预存储深度、通道组设置 2025-07-31 13:14:23 +08:00
SikongJueluo
43e3cce048 fix: 更正逻辑分析仪频率 2025-07-16 15:27:53 +08:00
SikongJueluo
9f25391540 feat: 完成逻辑分析仪前端设计 2025-07-15 18:30:18 +08:00
SikongJueluo
c9fc6961fa feat: 持续完善逻辑分析仪的界面 2025-07-14 16:42:30 +08:00
Powered by Gitea Version: 1.25.0 Page: 168ms Template: 2ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API