Logo
Explore Help
Sign In
SikongJueluo/FPGA_WebLab
Archived
1
0
Fork 0
You've already forked FPGA_WebLab
Code Issues Pull Requests Packages Projects Releases Wiki Activity
388 Commits 4 Branches 0 Tags
55edfd771ec9a2323326fdb66d3579daa8405f9c
Commit Graph

8 Commits

Author SHA1 Message Date
SikongJueluo
771f5e8e9f feat: 完成基本的Jpeg控制 2025-08-08 18:38:16 +08:00
alivender
e86cd5464e add: 逻辑分析仪可设置采样频率 2025-08-04 14:31:58 +08:00
alivender
5c87204ef6 feat: 逻辑分析仪深度可用户输入自定义数字 2025-08-04 13:27:35 +08:00
alivender
51b39cee07 add: 添加了HDMI视频流Client 2025-08-04 11:54:58 +08:00
alivender
6b701658d1 add: 为逻辑分析仪添加了深度、预存储深度、通道组设置 2025-07-31 13:14:23 +08:00
alivender
6dfd275091 add: 逻辑分析仪后端适配DDR存储功能 2025-07-29 20:38:31 +08:00
alivender
8e19587a16 feat: 提交前端逻辑分析仪后台捕获;Camera现在可以以更高帧率运行 2025-07-16 21:14:23 +08:00
SikongJueluo
1273be7dee feat: 完成logicanalyzer的api 2025-07-13 19:42:05 +08:00
Powered by Gitea Version: 1.25.0 Page: 94ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API