SikongJueluo/FPGA_WebLab
Archived
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix: 更正逻辑分析仪频率

Browse Source
This commit is contained in:
SikongJueluo
2025-07-16 15:27:53 +08:00
parent bcdefb2779
commit 43e3cce048
2 changed files with 26 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/components/LogicAnalyzer/TriggerSettings.vue
View File

@@ -16,7 +16,7 @@
<div class="stat">
<div class="stat-title">采样率</div>
<div class="stat-value text-info">100MHz</div>
<div class="stat-value text-info">5MHz</div>
<div class="stat-desc">最大采样频率</div>
</div>
</div>