SikongJueluo
/
FPGA_WebLab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
6 Commits 3 Branches 0 Tags 519 KiB
Commit Graph

4 Commits

Author SHA1 Message Date
SikongJueluo d766e2ae6a
add bun backend and add upload bitstream component 2025-03-18 17:28:21 +08:00
SikongJueluo d7ca474e39
add switch component 2025-03-16 21:49:01 +08:00
SikongJueluo 9200befaf8
finish basic struction of sidebar 2025-03-11 21:48:37 +08:00
SikongJueluo 8b8eeb8207
init project and finish login page 2025-03-10 19:48:25 +08:00