SikongJueluo/FPGA_WebLab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

feat: 逻辑分析仪深度可用户输入自定义数字

Browse Source
This commit is contained in:
alivender
2025-08-04 13:27:35 +08:00
parent 51b39cee07
commit 5c87204ef6
5 changed files with 355 additions and 107 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
src/views/Project/LogicAnalyzer.vue
View File

@@ -61,13 +61,6 @@
<Settings class="w-5 h-5" />
触发设置
</div>
<!-- 配置摘要 -->
<div class="flex items-center gap-4 text-sm text-gray-500">
<span>{{ analyzer.enabledChannelCount.value }}/32 通道</span>
<span>捕获: {{ analyzer.captureLength.value }}</span>
<span>预捕获: {{ analyzer.preCaptureLength.value }}</span>
<span>{{ analyzer.globalModes.find(m => m.value === analyzer.currentGlobalMode.value)?.label || '未知' }}</span>
</div>
</div>
<div class="flex items-center gap-4">
<!-- 状态指示 -->